The globalization of R&D’s implications for technological capabilities in MNC home countries: Semiconductor design offshoring to China and India

Douglas B. Fuller a,⁎, Akintunde I. Akinwande b, Charles G. Sodini b

a Department of Innovation, Entrepreneurship and Strategy, School of Management, Zhejiang University
b Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology

1. Introduction

This paper addresses the empirical question of the impact of the offshoring of semiconductor design to India and China on the generation of semiconductor design skills in the offshoring multinational corporations’ (MNCs) home countries. There are four main findings. First, there is a specific technology skill ladder for training “design leads” or design managers within this industry that entails direct exposure to a wide range of design activities. Thus, offshoring has potentially serious implications for development of further design leads. Second, the paper also finds that the impact on skills activities and thus potential skills generation at home from offshoring to India has been limited and gradual and from offshoring to China has been even more limited although the activities done in each country by MNCs have risen over time. Third, the fuzzy set qualitative comparative analysis pinpoints that the operations with design leads and large design teams in 2003–2007 in conjunction with other attributes are generally the ones that pursued the most extensive expansion of semiconductor design offshoring during the subsequent 2009–2013 period. Finally, the evidence for a gradual process of offshoring from the second and third points suggests that offshoring in semiconductor design will most likely not displace the large amount of design activities in the home countries of the MNCs in the near future.

© 2017 Elsevier Inc. All rights reserved.
there are disagreements over whether offshoring is the cause or the effect of eroding competitiveness and declining innovation capabilities (Autor et al., 2016; Gomory, 2010; Grove, 2010; SIA, 2009; AEA, 2005; NAS, 2005, 2010).

There is also a very large literature on the motivations for offshoring with recent examples emphasizing the expanding scope of service offshoring (Kennedy et al., 2009). For the semiconductor industry, scholars generally have acknowledged a mix of some of the same factors that traditionally determine location of activities including proximity to customers/markets, cost advantages and access to skilled labor motivate offshoring in semiconductor design (Brown and Linden, 2009; Ernst, 2004). Ernst (2004) for the semiconductor industry and Lewin et al. (2009) and Thursby and Thursby (2006) for a wider scope of innovation activities emphasize the demand for skilled labor emanating from multinational corporations (MNCs) combined with the increasing supply of quality engineers in many Asian offshoring sites as important drivers behind offshoring of innovation activities. Contradicting claims about the globalization of R&D, Macher et al. (2007) have questioned the extent of globalization of semiconductor R&D based on analysis of R&D investment and US patent data, but their data analysis stops at 2001 and 2003 for investment and patents, respectively.

The debate over the impact of offshoring for innovation, especially in semiconductor design, has generally not focused on the micro-level investigation of innovation activities within firms’ offshoring sites. Micro-level research is particularly important for assessing what specific activities are being moved offshore because it is precisely these activities that are hard to observe from more macro-level data of flows of investment, patents and employment. Furthermore, a micro-level analysis can provide leverage on the issue of whether specific activities placed offshore are actually displacing specific activities at home that are critical for future skills generation there. In effect, the micro-level analysis gives insight into whether or not training regimes at home continue despite offshoring.

The paper has four main findings. First, from interview interlocutors, the paper uncovered a technology skills ladder within the IC design industry in which a design engineer progresses through a number of steps in order to become a design lead, effectively a manager in charge of whole design projects. Progression up this ladder requires hands-on exposure to a wide range of design activities. Second, the paper also finds that the impact on skills activities and thus potential skills generation at home from offshoring to India has been limited and gradual and from offshoring to China has been minimal although the activities done in each country by MNCs have risen over time. Third, to the extent that there has been a significant increase in sophisticated offshore IC design, it is driven by firms with existing design leads and substantial design operations offshore. This finding helps to explain why more extensive offshoring has occurred in India due to the greater MNC activities at an earlier date there than China and demonstrates that the offshoring of design activities by MNCs is typically a quite gradual process in which local subsidiary capabilities accumulate over relatively long periods of time. This gradual process points to a final finding that offshoring of design to India and China will most likely not displace the large amount of design activities in the home countries of the MNCs any time soon. In other words, the slight shifts of activities from MNC home bases to India and China that have occurred are best measured in decades or half-decades rather than years and further shifts in the future will likely take equally long. Given the relatively high speed of the product life cycle in the IC industry, it is particularly striking how relatively slow the offshoring has been.

In India, MNCs have offshored wholly owned operations and outsourced to local firms, but these MNCs have kept design functions up and down the ladder at home as well. Among the MNCs, American ones are the most active in offshoring activities to India, but this pattern of keeping design functions at home holds true for non-American firms as well. Furthermore, the ability of local teams in India to undertake design leadership remains relatively weak if improving. Therefore, offshoring does not seem to have heavily impacted the training and skills regime at home thus far. For China, the MNCs have been quite wary about outsourcing to local firms and have been cautious in deepening the technical capabilities of their own design operations in China.

This paper proceeds as follows. The first section addresses the methodology and data. The second section describes the skill ladder in semiconductor design. The third section describes MNCs’ activities in India and China in 2007–2008, assesses the impact of these 2007–2008 activities on whatever subsequent shift in activities from the MNC home countries towards China and India occurred in the 2009–2013 period and consequently the impact on skill ladders in IC design in the MNC home countries. This section employs interview data, patent data and fuzzy set qualitative comparative analysis (fsQCA). The conclusion, drawing on the smaller set of follow-up interviews in 2014–2015, discusses the issue of how sustainable skills ladders in offshoring MNC home countries are in the medium-term in the face of the developing industry activities in India and China.

2. Methodology and data

This paper presents both qualitative data gathered from semi-structured interviews and quantitative data on US utility patent holdings. In terms of the qualitative data, the research employed the grounded theory approach to data gathering and analysis of institutions (Glaser and Strauss, 1967; Strauss, 1987; Strauss and Corbin, 1990). The purpose of this approach is to explore social phenomenon in order to build theory. Theory building encompasses a range of analytic tasks including concept creation, identifying causal relationships and patterns of behavior. The qualitative grounded theory approach provides opportunities to create new understandings rather than a method to provide rigorous, empirical testing of existing theories, an area where various quantitative methods may be more useful. Out of our qualitative research we came up with the concept of the technology skills ladder in IC design.

From 2007 to 2008, our team interviewed in China and India 21 of the top 75 globally listed semiconductor firms by 2006 sales revenue and 19 of the top 50. We also interviewed critical suppliers for IC design, such as intellectual property vendors and electronic design automation (EDA) tool vendors. Given the sensitive nature of the topics covered in the interviews, our team promised to keep the interview subjects’ individual and corporate identities anonymous in any research output. However, it can be stated that our interviews with the IC design operations of MNCs were all conducted with high-level managers of these operations. Through this set of interviews with diverse industry participants, we were able to triangulate data in order to ensure reliability. Our interview data provided information with wider generalizability for two additional reasons. In India, we took a census approach and were able to interview 28 of the 42 firms listed as being active in IC design in India as of 2007 according to the Indian Semiconductor Association (2007:5). In China, there was no comprehensive list of industry participants so we could not undertake a census. Nevertheless, the firms we interviewed employed 4153 members of the IC design population, which is approximately 40% of the total population of such workers.
during 2007–2008. In 2007–2008, we interviewed 19 MNCs in India and 10 MNCs in China. The smaller number of MNCs interviewed in China reflects the smaller role these firms play in China’s industry as demonstrated in past research (Bhaumik et al., 2009). There were follow-up interviews in 2014–2015 with 13 and 8 MNCs in India and China, respectively. Most of MNCs interviewed are from the United States although MNCs from Europe, Japan and Korea were also interviewed. This apparent selection bias can at least be partially explained by the facts of the large size of the US industry and its relatively fragmented organization of production vis-à-vis the more vertically integrated firms of Europe, Japan and Korea (Macher et al., 1999). With a large size and fragmented production, there are more American MNCs active in this industry as both integrated device manufacturers (IDMs) and the numerous American fabless design firms (Hurtarte et al., 2007) have offshore design activities. MNCs from Europe, the US, Japan, Korea and Taiwan still dominate the industry with the top 20 firms in sales in both 2006 and 2016 hailed from these countries. The local firms in India and China tend to be much smaller than the MNCs in terms of revenues and employment (Fuller, 2014).

The patent data employed in this paper is US Patent and Trademark Office utility patent data for 2003–2007 and 2009–2013. The paper uses this data to compare the design activities ending at the start of the interview period (2007–2008) with the design activities that occurred in the subsequent, post-main interview period of 2009–2013. The patents not only provide an external check to the interview data regarding firm-level activities, but also contribute critically to the fsQCA methodology employed in Section 3. The fsQCA method is useful in exploring different causal recipes for an outcome combining set theoretic quantitative methods and qualitative insights of the researcher (Ragin, 2008). Section 3 employs fsQCA in order to see what attributes of MNC design subsidiaries lead to greater offshoring in the post-interview period of 2009–2013. Section 3 explains the details of the fsQCA methodology employed in this paper.

3. Technology skill ladder in semiconductor design

Before discussing the technology skill ladder in IC design, an explanation of the processes involved in designing an integrated circuit (IC) is in order. The design flow generally follows along the following path. The path goes from a conception of how the chip will operate within a larger electronics system (architecture stage) through to the use of various design languages to define the circuitry moving from greater to lesser levels of abstraction [behavioral to register transfer level (RTL) to gate level design] in the process. These processes along with the architectural level are commonly referred to as front-end design. The back-end of design consists of the processes of implementation of these abstract designs into a design for real physical components and connectors embedded in silicon. Generally, the front-end is considered more technically sophisticated than the back-end. As Hurtarte and his colleagues (2007: 50) put it in reference to fabless design firms, “In fact, the architecture and RTL implementation of the device is usually the core differentiating aspect of the company’s design.”

Drawing on the experience of two electrical engineering professors who are part of our research team and co-authors, our concept of a technology skill ladder in semiconductor design developed through our initial interviews in 2007–2008. Our subsequent interviews in 2014–2015 served to provide confirmation from interview subjects that the technology skill ladder concept reflected actual industry practices as experienced industry participants understood them.

Based on the research and industry knowledge of our team, we conceptualized the skill ladder or “apprenticeship” system for training skilled designers and design managers in the IC industry as one that followed these approximate steps on the design skill ladder:

- Entry-level: initial two years of design work with entry at any point in the design flow
- Independent responsibilities: 2+ years: independent work on one or more segment of the design flow discussed above

- Assistant design team lead (co-lead): 4+ years: with previous exposure to multiple segments across the design flow, the engineer can now assist in managing the team covering the whole design flow
- Design lead: 5+ years: with direct experience or managerial experience across the design flow, the engineer can now manage a chip project along the entire design flow to completion (see footnote 9)

Following information provided by interview subjects, this paper defines design leads as those managers in charge of chip design teams with the task of overseeing the full and complete design flow of a chip from architectural definition to (at least) post-layout verification. Design leads need at least five years of experience and often require much more. The experienced required for each of these steps, particularly the co-lead and design lead steps, depends on the technical complexity of the chip to be designed. The interviews suggested that the design leads overseeing large, complex chips tend to need closer to ten years’ experience in large part because they need the time to acquire deep knowledge of the bigger technical challenges of front-end design that are entailed in this large chips. Also, analog and mixed signal (AMS) chip design require much more experience (minimum of eight to ten years) to become a design lead as advanced analog or mixed analog-digital designs require greater design-for-manufacturing knowledge and analog design is less software coding-enabled than digital design. Under these design leads, there usually are one or more assistant design managers or co-leads as they are often referred in the industry terminology. These co-leads have at least four years of experience, but like design leads, they usually have much more experience (seven or eight years minimum) when involved in co-leading complex chips. Generally speaking, designs have increased in complexity over time so the experience needed to become a design lead has increased over time.

What is important to note is that an engineer gains a broader skill set based on exposure and experience across the design functions discussed above as the engineer moves up the technology skills ladder in IC design. Experience is necessary to move up to assistant design and design lead because time is simply needed to expose the engineer to a number of functions either as an engineer directly involved in that function or, in the case of moving up to design lead, as an assistant design lead having indirect exposure via helping to manage a function as part of the design flow. The different skills required along the design flow thus also require a manager who has direct experience across a number of these functions and at least indirect experience via managing as an assistant
design lead to bring a chip project to completion. In other words, the cross-functionality necessary to design a chip means engineers need time to garner experience across these functions before leading such a design project. Conceivably, one could start one's training in chip design from any of these separate design functions, but it is rare to start from the architecture stage due to its inherent greater complexity and need to have a wider perspective of the system and how chip design fits into that system that only usually comes with experience. It is also important to note that graduate training in electrical engineering, typically two years for a master's and six years for a doctorate, counts as partial experience within this skill ladder so a graduate with a master's degree could quickly ascend to independent capabilities and a holder of a PhD would at least start at the independent capabilities level given their experience and exposure to IC design within their graduate training.

The cumulative and cross-functional characteristics of the technology skills ladder in IC design suggests that the ladder may be a delicate one dependent on the continued existence of the full array of design functions at home in order to provide the opportunities to gain the varied experience necessary to become a design lead. Conceivably, if certain design activities were moved offshore completely, then the skill ladder would no longer continue to function to produce design leads and other experienced design professionals necessary to maintain the home country's competitive edge in semiconductors. For without exposure across a number of functions, an engineer is very unlikely to have the requisite training to be able to manage the cross-functional process inherent to designing chips.

In the bifurcated labor market for experienced engineers in the US that Brown and Linden (2009) document, the experienced engineers selected for training and managerial positions are the engineers recognized as design leads and co-leads in this paper. Other experienced engineers in the US semiconductor design face bleaker prospects of atrophying skills because they have not been selected for in-house training as firms prefer hiring new graduates to training experienced engineers in new skills (Brown and Linden, 2009: 122–123). In the terminology of this paper, the latter engineers are the ones stuck at the independent responsibilities rung of the skills ladder when firms are reluctant to invest in them through the provision of the wider training and exposure across the design activities needed to allow them to become effective design leads.

4. MNC offshore design activities’ impact on the technology skill ladder at home

This section first provides an account of the design activities conducted by MNCs and their suppliers in China and India. Then the section considers these activities in the context of the maintenance of the technology skill ladders in home countries of the MNCs. Finally, the section employs fsQCA to examine which causes are propelling what limited offshoring is occurring in IC design.

Before discussing the activities in detail, we must place why MNCs have moved activities to India and China in its specific industrial context. In addition to the other drivers of globalization mentioned in the introduction, the central pressure facing MNCs involved in semiconductor design is that chip designs are becoming increasingly complex. The greater the complexity of a given chip the more engineering hours required to design said chip. The way to meet the challenges presented by the increasing complexity of designs is to hire more engineers or access them indirectly through outsourcing. To meet the challenge complexity and keep costs under control, firms want to access engineers in relatively low wage locations (Brown and Linden, 2009: 68–69; Hurtarte et al., 2007: 63–64). Thus, the MNCs have become increasingly interested in India and, to a lesser extent, China as design locations since at least the start of this century.

The search for cheap engineer talent has led MNCs to India and China, but the impact of MNCs has had on India and China has been somewhat different. Both India and China are improving their technical capabilities at a swift pace and thereby narrowing their respective gaps with the international technology frontier in chip design. However, India has advanced closer towards the international technology frontier than China has. One reason for India's better technical performance is the fact that MNCs have been willing to offshore more design work earlier to India than to China as our interview subjects confirmed. None of our interviewee subjects in India reported worrying about IP protection in India. In contrast, every interview subject in China in the 2007–2008 period claimed that protection of IP in China remained a concern. Some measurements of intellectual property rights (IPR) also indicate China still lags India in this area (Gwartney et al., 2006). Consequently, MNCs play only a supporting if growing role in China's industry (Fuller, 2014).

4.1. Design activities in India and China based on the 2007–2008 interviews

Several metrics serve to demonstrate how much more extensive activities of the MNCs are in India: the number of the design leads, the number of lead inventor patents, the number of designers, and the number of significant analog/mixed signal (AMS) teams.

Most significant semiconductor companies with design activities have a verified design presence in India whereas the number of active MNC design centers in China is limited. Given our larger number of interviews in China, our research has a built-in likelihood of interviewing relatively more MNCs with activities in China. Therefore, it is still surprising that there were 19 MNCs (15 American ones) interviewed with design activities in India and only 8 such firms in China (5 American ones). However, the smaller fraction of MNC design centers as a share of semiconductor industry activity there is in line with interviewee's views of the industry in each country as well as patent data showing that the MNCs are much more active in India's semiconductor industry. For example, USPTO data on lead inventors for active patenting firms shows 83 patents from China from 2003 to 2007 and 333 patents from India in the same period (USPTO, 2008a, 2008b). Brown and Linden's (2009) compilation of MNC design centers in China and India based on press reports about these MNC operations and some interviews finds a similar pattern of more MNC design activity. Of the 19 MNC design operations our interviews covered in India, ten were founded before 2000 whereas only four of the 8 MNCs in China were.

With the larger commitment of MNCs to India in terms of both the number of MNCs that have design operations and the earlier start of many of these operations, MNCs' Indian design activities were unsurprisingly more technologically advanced and larger than the MNCs' Chinese ones in general in 2007–2008. Comparing design leads, five of the eight Chinese operations had design leads whereas fourteen of the nineteen Indian operations of MNCs did. The number of design leads and co-leads in MNCs' Chinese operations that had any design leads were smaller than their Indian counterparts. The size of the Indian design teams was also larger than the Chinese ones. Twelve MNC design teams in India employed more than 100 designers whereas in China only four MNCs did. Finally, only one MNC had a large analog/mixed signal (AMS) design in China in contrast to six MNCs having had such teams in India.

4.2. Patent data

One can rightfully challenge the evidence from the interview data on several grounds. The data is self-reported and it comes from seven to eight years ago. The rest of this section will offer an empirical assessment of what has happened since the 2007–2008 interviews based on external patent data. The patent data show that there has been an

---

It is important to remember that the returnee-founded, foreign-invested but locally based firms are not included as MNCs. In any event, only one such firm was interviewed in India, as there are not many such firms in India.
increase in the amount of R&D done in the host countries vis-à-vis such activity in the headquarters country of a given MNC for all of the Indian MNCs with design leads except one firm where the level of activity has remained flat and for most of the Chinese firms. The amount of activity happening among the leading MNCs in India is substantially higher than that in China although the 2003–2007 period already showed more such activity in India. This data suggest a slowly increasing impact on the home countries’ design activities, and thus potentially their skill generation activities, from offshoring to India, but a much more minimal impact from offshoring to China.

Both tables show the absolute number of patents in which the lead inventor of the patent was based in the respective host economy, India or China, and then compare those patents as a percentage of the lead inventor patents created in the same time period in the MNC’s home country. For India, three of the nineteen MNCs were excluded from the comparison for the following reasons. Two forms are large conglomerates that had many businesses outside of the semiconductor industry so their patents would not likely reflect solely or even mainly their semiconductor industry activity in India. Another firm was excluded because it was a creator of intellectual property blocks rather than full IC designs. For China, one of the same conglomerates excluded from the India sample was excluded. For China, the numbers for the MNCs also included in Table 1 were repeated (i.e. MNC 3 is the same firm in Tables 1 and 2). For India, there was a general correspondence to the depth of activities and the amount of lead inventor activity relative to such activity in the HQ country for the firm, especially in the second (post-interviews) period (2009–2013). For China, there were fewer firms and more of these firms were still doing very little or no such patenting activity even in the second period. For all the firms with operations in both India and China, the Indian operations were producing more patents in the second period as shown in Table 3. While both host countries witnessed movement of more patenting activities onshore relative to the activities undertaken in the MNCs’ home economies, for China the base line of the earlier period was so low that such a shift does not yet suggest much more than a minimal impact.

4.3. Implications for skill ladders derived from interviews and patent data

While clearly more and more sophisticated work has been moved to India, the data we have collected through our research suggests that MNC offshoring of IC design activities to India and China has not displaced the skills ladder in the MNCs’ respective home countries. The discussion here will focus on MNCs’ Indian design activities because these activities are much larger and more sophisticated. There are two principal reasons the MNCs have not displaced parts of the skill ladder at home: workforce recruitment and retention, and labor supply constraints.

Although 14 of the 19 MNCs had design leads in India, this did not mean that these firms were getting rid of specific activities and skills onshore. Not one firm appeared to be offshoring anything approaching an entire functional category of work overseas. Even for the four MNCs’ operations that had reached a high-level of maturity in which they “owned” chips i.e. were responsible for the design of a line of chips, there was no evidence of any such movement. Furthermore, three of these four firms interacted extensively with non-Indian personnel in designing the chips “owned” by the local design center. The one subsidiary that had its own independent line of chip products (it had even achieved the distinction of being its own independent profit and loss unit) and did not interact much at all with the rest of its parent MNC abroad did so because its product line is a legacy memory chip no longer at the core of the MNC’s strategy. As one manager for a firm with design operations in India and China put it “we are not doing a ‘replace’ model where we move whole functions to Asia.” This insistence by one manager is not in and of itself convincing, but the fact that each and every firm reported keeping a wide range of activities onshore is telling.

Furthermore, the fact that only three of the 19 MNC design operations had even reached the stage of having both their own chips and the ability to do complete design flows demonstrates that en masse movement of design functions offshore even within individual companies has not happened. Semiconductor Industry Association (SIA) data in Brown and Linden (2009: 92–93) on total engineering workforces in surveyed semiconductor companies also supports the idea that semiconductor employment at home is not plummeting even as the number of designers grows overseas.

The compelling logic that has prevented wholesale moving of a given function overseas is workforce recruitment and retention. Simply put, a MNC strategy predicated on doing one function or two in India is also not be viable in terms of workforce recruitment and retention because engineers are attracted to MNCs by the training opportunities as much as the relatively high salaries. A number of the MNCs emphasized that they were trying to provide opportunities for broadening their engineers’ experience as a key tool of retention despite MNCs paying the highest wages in India’s IC sector. This strategy was strikingly similar to that of the larger Indian design service firms where the firms tried to avoid having their workforce focus on just one or two functions along the design flow. In the MNCs the strategy was not to move

---

**Table 1**

MNC activities in India and levels of design activity in host and home countries.


<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>MNC 1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>10</td>
<td>19</td>
<td>2.07</td>
<td>3.7</td>
</tr>
<tr>
<td>MNC 2</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>89</td>
<td>4.23</td>
<td>8.7</td>
</tr>
<tr>
<td>MNC 3</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>141</td>
<td>262</td>
<td>0.2</td>
<td>1.61</td>
</tr>
<tr>
<td>MNC 4</td>
<td>X</td>
<td>X</td>
<td></td>
<td>16</td>
<td>95</td>
<td>0.78</td>
<td>1.63</td>
</tr>
<tr>
<td>MNC 5</td>
<td>X</td>
<td>X</td>
<td></td>
<td>0</td>
<td>36</td>
<td>0.64</td>
<td>3.09</td>
</tr>
<tr>
<td>MNC 6</td>
<td>X</td>
<td>X</td>
<td></td>
<td>15</td>
<td>94</td>
<td>1.7</td>
<td>6.04</td>
</tr>
<tr>
<td>MNC 7</td>
<td>X</td>
<td>X</td>
<td></td>
<td>0</td>
<td>19</td>
<td>0.08</td>
<td>2.84</td>
</tr>
<tr>
<td>MNC 8</td>
<td>X</td>
<td>X</td>
<td></td>
<td>1</td>
<td>45</td>
<td>0.83</td>
<td>0.93</td>
</tr>
<tr>
<td>MNC 9</td>
<td>X</td>
<td>X</td>
<td></td>
<td>8</td>
<td>11</td>
<td>0.78</td>
<td>1.63</td>
</tr>
<tr>
<td>MNC 10</td>
<td>X</td>
<td></td>
<td></td>
<td>27</td>
<td>65</td>
<td>1.43</td>
<td>1.43</td>
</tr>
<tr>
<td>MNC 11</td>
<td>X</td>
<td></td>
<td></td>
<td>0</td>
<td>11</td>
<td>0.58</td>
<td>0.82</td>
</tr>
<tr>
<td>MNC 12</td>
<td>X</td>
<td></td>
<td></td>
<td>0</td>
<td>5</td>
<td>0</td>
<td>1.45</td>
</tr>
<tr>
<td>MNC 13</td>
<td>X</td>
<td></td>
<td></td>
<td>22</td>
<td>25</td>
<td>0.82</td>
<td>4.71</td>
</tr>
<tr>
<td>MNC 14</td>
<td>X</td>
<td></td>
<td></td>
<td>0</td>
<td>7</td>
<td>0</td>
<td>1.02</td>
</tr>
<tr>
<td>MNC 15</td>
<td>X</td>
<td></td>
<td></td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>3.75</td>
</tr>
<tr>
<td>MNC 16</td>
<td>X</td>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

---

11 One of these firms had both design leads and a large design team of over one hundred engineers so Table 2 only shows 13 such firms whereas the data mentioned earlier in the paper mentioned 14 such firms.
whole functions over to India to do en masse while getting rid of these functions in the MNC home base because such a strategy would not be a good recruitment strategy i.e. doing whole functions in India would not offer the broad range of design experiences Indian engineers seek in order to move up the technology skill ladder. Providing such broad experience in India as a recruiting tool also provides the training needed for developing new design leads in India. The emerging trend of India-based design leads underscores that offshoring in IC design is no longer limited to relatively low-skilled and rote tasks.

The labor supply situation also suggests that whatever other incentives and motives MNCs have in offshoring production, they simply are going to be constrained from doing so due to the supply issue that may not be easily resolved in the short to medium-term. Despite the hype, the combined design workforces of India and China are still approximately only 60% the size of America’s (Fuller, 2014). Therefore, it is unlikely that the MNCs will be able to add sufficiently large numbers of designers to their firms or through outsourcing to design service firms in those economies in order to be able to reduce dramatically their home base engineering team. With China’s IP issues still something of a hindrance to luring MNCs, China continues to offer even less of a solution to rising design costs, and, unlike India, semiconductor design is not as relatively lucrative as other employment options for electrical engineers in China according to our interviews in both countries. Taking these factors into consideration, the potential supply of offshore designers in emerging economies shrinks considerably unless new sources emerge. Broader evidence examining quality as well as quantity of university grades, and science and engineering (S&E) graduates in sources emerge. Broader evidence examining quality as well as quantity of a solution to rising design costs, and, unlike India, semiconductor design site vis-à-vis the home country operations. In order to avoid relying on one calibration and its concomitant assumptions, three different calibrations (referred to below as Scenarios 1, 2 and 3) were used for the outcome variable. These three different calibrations were based on the authors’ judgment of what were the plausible distributions that reflect the underlying relative patenting performance which combine the increase in patenting with the authors’ own sense of performance based on knowledge of the industry, and thus combines “the researcher’s own accumulated knowledge” with “collective social scientific knowledge” in the form of the link between patenting and technological output as Ragin (2008:82) advocates.

First, we examined whether four causal factors (the number of patents from the firm’s operation in India or China from 2003 to 2007, the presence/absence of design leads, the presence/absence of design teams larger than 100 designers, and the presence/absence of large AMS teams) met the criteria of being necessary to explain the increase in patenting with the authors’ own sense of performance based on knowledge, derived from the study of specific cases. For Scenarios 1, these values were 1.55, 0.9 and 1.2. For Scenario 2, they were 1.55, 0.5 and 0.9. For Scenario 3, they were 1.55, 0.5 and 0.99.

14 As Ragin (2008: 82) states, “The external criteria that are used to calibrate measures and translate them into set membership scores may reflect standards based on social knowledge, collective social scientific knowledge, ... or the researcher’s own accumulated knowledge, derived from the study of specific cases.”

Testing the necessary condition can be done between a combination of causal variables and an outcome variable rather than simply one causal and one outcome variable.

Please cite this article as: Fuller, D.B., et al., The globalization of R&D’s implications for technological capabilities in MNC home countries: Semiconductor design offshoring ..., Technol. Forecast. Soc. Change (2017), http://dx.doi.org/10.1016/j.techfore.2017.03.032
variable to be considered “necessary” or “almost always necessary” is 0.9 (Schneider et al., 2010).

As shown in Table 4, only design leads as a single variable passed the 0.9 threshold across any of the different scenarios. Design leads alone passed the threshold in Scenario 1 and barely missed it in the other two scenarios. As for combinations, only the combination of design leads and having more than one hundred designers passed the 0.9 threshold and in fact achieved a perfect score of 1 across two of the three scenarios. Coverage indicates whether or not the necessary causal variable is trivial (i.e. occurs in all or most cases regardless of the outcome). Coverage captures how much of the outcomes Y covers the causal variable X. Coverage rates close to zero indicate that the necessary causal variable is trivial (i.e. the causal variable X exists in many instances when the outcome Y does not occur) and coverage rates closer to one indicate that the outcome holds for an increasing portion of the cases where the causal condition holds (Ragin, 2008). For design lead as a single variable and the design lead-one hundred-plus designers combination that crossed the threshold for being deemed necessary conditions, the high coverage scores in Table 4 indicate that these are non-trivial necessary causal conditions.

The sufficient causal variables were also examined in order to arrive at different causal recipes (also referred to in this paper as causal paths) that were common in leading to an increase in patenting activities in the subsidiaries abroad. Causal conditions are considered to be sufficient in fsQCA when the fuzzy set membership value of causal variable X does not exceed the fuzzy set membership value of outcome variable Y. Constructing truth tables from the data in Tables 1 and 2 and then running the fuzzy set truth table algorithm in fsQCA 2.5 software found solutions for the three different calibrations (i.e. Scenarios 1, 2 and 3 in footnote 13) of the percentage increase in local patenting in India/China as a percentage of home country patenting. This paper follows Ragin’s (2008) advice in using the intermediate solution for interpretation. The intermediate solution can be viewed as the middle solution between the most parsimonious solution, which allows a full range of counterfactuals, and the most complex, which allows only a few counterfactuals to be considered.

The intermediate solution of the fuzzy set analysis for each calibration of increasing patenting had design leads as part of the solution for each scenario as shown in Table 5. Each of the three scenarios had the same two causal paths in the intermediate solution: 1) AMS teams and one hundred plus designers and design leads and 2) one hundred plus designers and design leads and patents from 2003 to 2007. In other words, these two unique paths of three causal variables each led to the outcome of increasing patenting. Importantly, each causal path had the previously identified necessary condition (design leads) or combination of conditions (design lead and one hundred designers) as part of its causal path. These two causal paths had positive unique coverage not overlapping with other causal recipes so these paths/recipes should be considered empirically important (Ragin, 2008). They also exhibited very high consistency where the causal recipes all were well over the 0.9 consistency threshold. Furthermore, the solution coverage (the combined coverage of the two causal paths, which had some overlap) explained over half the outcome in two of the three scenarios and high levels of consistency (marked solution consistency in Table 5).

Both the analysis of necessary and sufficient conditions point to the key role of design leads and large design teams of over one hundred designers in propelling the development of offshore IC design capabilities. The fuzzy set analysis pinpoints that the MNC operations with design leads and large teams in conjunction with other attributes measuring the scale and capabilities of local design teams in the earlier period (large AMS teams and patenting activity in 2003–2007) are the ones that most ramped up their extensive offshoring of semiconductor design vis-à-vis MNC home country during the 2009–2013 period. This finding helps to explain why there are more MNCs moving to extensive offshoring in India as a simple function of their previous greater accumulated capabilities as suggested in the review of the interview data in the first half of Section 3. The evidence for gradually increasing design activities offshore being generally dependent upon previous design activities of MNCs in the same offshore locations also demonstrates that offshoring in semiconductor design will most likely not displace the large amount of design activities in the home countries of the MNCs any time soon. The prominent role played by design leads in determining the amount of further offshoring also lends support to the concept of design leads sitting atop a technology skill ladder derived from our qualitative works as described in Section 2.

Please cite this article as: Fuller, D.B., et al., The globalization of R&D’s implications for technological capabilities in MNC home countries: Semiconductor design offshoring…, Technol. Forecast. Soc. Change (2017), http://dx.doi.org/10.1016/j.techfore.2017.03.032
5. Conclusion: sustainability of skill formation in the home countries

As mentioned earlier, one way to meet the challenges presented by the increasing complexity of designs is to hire more engineers or access them indirectly through outsourcing in relatively low wage locations. This cost reduction has been a major motivation for MNCs to offshore to India and China (Brown and Linden, 2009: 68–69; Hurtarte et al., 2007: 63–64) and has raised concerns about the loss of IC design expertise in the home countries of the MNCs. Despite these concerns, the gradual movement of design activities to India and China thus far suggests that in the short-term (the next decade) the skill ladders in the home countries of the MNCs and thus design skill formation will remain sustainable. After all, even the MNCs with greatest portion of patenting from India and China under study, still had less than 10% of their lead patenting activity from India and China. The firm patenting the most in relative and absolute terms from the host economies is MNC 3 and its total lead patenting from India and China combined accounted for a mere 8% of the total from those two countries and MNC 3’s home country.¹⁹

This paper has presented compelling evidence that there is not going to be any “giant sucking sound” from India and China pulling enough of the IC design jobs out of the major IC MNCs’ home bases to undermine the skills ladder in these home countries in the short-term (i.e. within the next decade). The real issue is whether or not theseses offshore locations will continue to offer in terms of low cost, skilled or at least trainable designers that could potentially replace the IC design workforces in the MNC home countries over somewhat longer time horizons. Follow-up interviews in 2014 and 2015 with industry participants in India and China points to the fact that industry wages have risen dramatically relative to the established developed world locations for design. Whereas in both India and China, IC designers were averaging 10% of the compensation of their US peers in 2002, interviews reported that in India, compensation was by now 20 to 25% of that of US peers for early to somewhat experienced engineers and was nearly equal for senior technical staff with gaps of 1:1.15 or 1:1.2. For China the compensation by 2014 was between one third and a quarter of US peer salaries for early career engineers, had reached parity with wages for comparable engineers in Taiwan until a hiring surge by Mediatek in Taiwan drove Taiwanese wages a bit higher in 2015 according to interviewees who run operations in both Taiwan and China, and had reached near parity with US for senior technical staff. The narrowing gap in engineering cost with the US has meant that MNCs are less likely to view moving offshore to India and China as an easy solution to controlling design costs.

On the supply side, India and China have both expanded their educational programs for IC design. In China, this has been done through the formal university system according to interviewees in 2014 and 2015. Despite of investment in such programs at top universities in the interior, MNCs view these programs as providing less direct experience with actual IC design than equivalent programs at the major universities in the coastal areas. Moreover, both MNCs and local firms mentioned that IC design has become less attractive for electrical engineers, especially those graduating from the best universities on the coast, with many opting for more lucrative jobs in either software and non-engineering jobs, such as working for Big Four accounting firms. Of course, in India, there is one similarity in that India’s elite Indian Institutes of Technology BSc. graduates eschew entry into the IC industry at home for study abroad or work in other fields, but the profession of IC design remains attractive due to its relative high pay.

In India, beyond the formal university system, there are “finishing” schools, such as RV VLSI in Bangalore, that have played an important role in providing training for designers who then typically work for design service firms to gain experience before being deemed fit to work for MNCs. Between the finishing schools, additional training provided by the design service firms and the formal university system in combination with the relatively high wages paid for IC design compared to other technical work in India (only the Web 2.0 startups and MNCs, such as Amazon and Google, pay more than the IC MNCs) have created a healthier dynamic for future growth in the Indian industry.

Nevertheless, even for India with its more favorable labor supply situation for the industry, any dynamics and trends in favor moving more activities to India do not yet presage the imminent end of such activities in the MNCs’ home countries, especially the US as the home of many MNCs involved in IC design. A manager who had worked in the US for many years before returning to India in the mid-2000s to work at one of the largest MNCs in this industry which also had a long history in India (MNC 4) acknowledged in April 2015 that over the past decade regarding IC design “[the] technical pool has increased significantly—people and talent.” However, he also acknowledged that there is still a gap with the MNCs’ operations in its corporate home, the United States. “Even though we have come a long way, they are much more capable and bigger. We’re becoming more competitive but there is still a gap.” A manager at another prominent MNC (MNC 5) in a division that was not the MNC 5’s core product claimed in February 2014, “Definitely will happen that twenty years from now [we] will have more design leads here [in India as compared to the MNC home base].” However, another manager from MNC5 but from the division that represents the firm’s core product interviewed on the same day said of design leads moving to India, “Quite unlikely to happen … GPU (graphics processing unit) has core graphics function in XXXX [excluding the name of the US site to protect firm anonymity].” He then pointed out that MNCs were actually moving away from doing end-to-end products in India due to two factors. The first was the very increase in chip complexity that originally drove firms to seek engineer- ing resources offshore was requiring ever larger numbers of engineers that firms might not necessarily have even in India. He mentioned that design for relatively large graphics chips a decade ago would have required fifty full-time front-end design engineers and requires more than 200 today. The second was corporate politics where the most glamorous, sophisticated design jobs remained at the US headquarters, not even shared with other locations in the United States.

In the medium-term, two threats to the IC skills ladder in advanced economies where the IC industry MNCs are generally headquartered potentially loom larger than offshoring of activities within the internal operations of MNCs. First, firms may begin to offshore more and more complete designs to Indian design service firms as the latter enhance their capabilities. In contrast to moving activities offshore but within

Please cite this article as: Fuller, D.B., et al., The globalization of R&D’s implications for technological capabilities in MNC home countries: Semiconductor design offshoring ..., Technol. Forecast. Soc. Change (2017), http://dx.doi.org/10.1016/j.techfore.2017.03.032

---

¹⁹ India + China = the equivalent of 8.9% of the home country total for MNC 3 so the percentage of India + China (India + China + home) = 8.9/108.9 = 8.17%. And this calculation does not include other wealthy (i.e. high wage) economies where MNC 3 has lead patent activity so India and China’s share of MNC 3’s total lead patenting is even smaller.
the firm,20 firms may start to move many design activities outside of the firm to Indian firms and this outsourcing to Indian firms poses a greater risk of removing or weakening rungs on the home design skills ladder. Moving whole activities to design service firms (something advocated by the Global Semiconductor Association-approved Hurtarte et al., 2007) in India across a number of firms would pose a greater risk to home country skill ladders because the ability of firms to provide training in or at least exposure to these functions for engineers in their home countries would be much more limited. Given the current capabilities of the design service firms, such an event is still quite a long way off. As far as the most extreme scenario of complete outsourcing of chip design except for architectural definition, the design service firms can do complete designs, but it is not evident that they can do complete complex designs. And again, the issue of the limited labor supply makes this scenario very unlikely. Furthermore, in interviews in 2014–2015, several of India’s leading design service firms indicated that their ambitions to upgrade the tasks they undertake have effectively stalled since 2008 given pushback from MNCs which want to retain as much value as they can from the design process.

The second threat to the technology skill ladder in the developed world’s IC design sector is the emerging fabless firms in China, perhaps in alliance with Taiwanese firms. The fabless design firms in China may eventually have an advantage for designing-in for products manufactured in China’s very large industrial economy. If these fabless firms are able to do chip definition for the Chinese marketplace, they could displace a significant share of foreign IC firms’ market. Some of these Chinese fabless firms will be successful, but the changing dynamics of the industry’s structure suggest that it will be harder and harder for start-ups to compete against established firms as chip design costs soar (Hurtarte et al., 2007). While the Chinese government’s new mega-project for the IC industry announced in 2014 has involved providing copious funds for Chinese firms to buy foreign design houses, the corporate vehicles chosen for such investment, such as state-owned Tsinghua Unigroup, may not be effective at creating innovative firms from the disparate local and foreign firms they buy given their lack of experience in the industry. Therefore, this scenario may also not amount to much. However, if the Taiwanese design firms, which are more mature and of sufficient scale, are able to take full advantage of the Chinese marketplace and Chinese engineers, then this scenario would be more likely to be realized. Arguably, Taiwan’s Mediatek is doing just this strategy in the mobile phone chip market in China. In any event, some migration of IC design industry activities to locations with skilled technologists at still lower wages in Asia and elsewhere will continue as the industry matures, and the industry already shows signs of maturation from renewed industrial consolidation (Hurtarte et al., 2007) to increased price sensitivity for the consumers of chips (Brown and Linden, 2009).

Acknowledgements

The authors would like to thank Frank Mayadas and the Alfred P. Sloan Foundation for supporting the research in China and India in 2007 and 2008 through grant Sloan B2006-39.

References


Table 5

Intermediate solutions of fuzzy set truth table algorithms.

<table>
<thead>
<tr>
<th>Scenarios</th>
<th>Variables</th>
<th>Raw coverage</th>
<th>Unique coverage</th>
<th>Consistency</th>
<th>Solution coverage</th>
<th>Solution consistency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scenario 1</td>
<td>AMS<em>Hundred</em>Design Hundred<em>Design</em>Pat0307</td>
<td>0.488703</td>
<td>0.250209</td>
<td>0.973333</td>
<td>0.987406</td>
<td>0.578243</td>
</tr>
<tr>
<td>Scenario 2</td>
<td>AMS<em>Hundred</em>Design Hundred<em>Design</em>Pat0307</td>
<td>0.416726</td>
<td>0.215450</td>
<td>0.980000</td>
<td>0.992443</td>
<td>0.494685</td>
</tr>
<tr>
<td>Scenario 3</td>
<td>AMS<em>Hundred</em>Design Hundred<em>Design</em>Pat0307</td>
<td>0.441022</td>
<td>0.227648</td>
<td>0.978333</td>
<td>0.987406</td>
<td>0.522164</td>
</tr>
</tbody>
</table>

Note: The frequency threshold used was 1 instance (event) for each possible configuration of variables and the consistency threshold used was 0.75 as recommended in Ragin (2008: 142–143).

20 Internal offshoring would be somewhat less of a threat because keeping the design functions in-house but overseas still provides some ability to provide home staff some exposure in these skills.


Douglas B. Fuller is a Professor in the Department of Innovation, Entrepreneurship and Strategy, School of Management, Zhejiang University.

Akintunde I. Akinwande is a Professor in the Department of Electrical Engineering and Computer Science (Course 6) at Massachusetts Institute of Technology.

Charles G. Sodini is a Professor in the Department of Electrical Engineering and Computer Science (Course 6) at Massachusetts Institute of Technology.

Please cite this article as: Fuller, D.B., et al., The globalization of R&D’s implications for technological capabilities in MNC home countries: Semiconductor design offshoring — Technol. Forecast. Soc. Change (2017), http://dx.doi.org/10.1016/j.techfore.2017.03.032